

Improving the Hu-Toueg Construction of a Byzantine Linearizable SWMR Register

Ajay D. Kshemkalyani, Manaswini Piduguralla, **Sathya Peri**,
Anshuman Misra

27th International Symposium on Stabilization, Safety, and Security of
Distributed Systems (SSS 2025)

10 October 2025



Table of Contents

- 1 Research Objective
- 2 Introduction
- 3 Model and Preliminaries
- 4 The Algorithm
- 5 Conclusion

Table of Contents

- 1 Research Objective
- 2 Introduction
- 3 Model and Preliminaries
- 4 The Algorithm
- 5 Conclusion

Construct a Byzantine linearizable SWMR¹ atomic register using SWSR² registers.

The objective of our research is to :

- Linearizability: stronger definition of a Byzantine Linearizability
- Writer and the readers can be Byzantine

¹SWMR: Single Writer Multi Reader

²SWSR: Single Writer Single Reader

Table of Contents

- 1 Research Objective
- 2 Introduction**
- 3 Model and Preliminaries
- 4 The Algorithm
- 5 Conclusion

Register Class³:

A **register** is an object that stores a value of some type and provides simple operations to access or modify it:

- The method `read()` returns the current value stored in the register.
- The method `write(v)` updates the register with a new value `v`.

³Maurice Herlihy and Nir Shavit. *The Art of Multiprocessor Programming, Revised Reprint*. 1st. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2012. ISBN: 9780123973375, 9780123977953.

Atomic Register⁴:

- An atomic register is a linearizable implementation of the sequential register class.
- All reads and writes appear to occur at a single point in time, even when concurrent with other operations.

⁴Maurice Herlihy and Nir Shavit. *The Art of Multiprocessor Programming, Revised Reprint*. 1st. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2012. ISBN: 9780123973375, 9780123977953.

Atomic Register⁴:

- An atomic register is a linearizable implementation of the sequential register class.
- All reads and writes appear to occur at a single point in time, even when concurrent with other operations.

Types of Atomic Registers:

- SWSR: Single Writer Single Reader
- SWMR: Single Writer Multi Reader
- MWSR: Multi Writer Single Reader
- MWMR: Multi Writer Multi Reader

⁴Maurice Herlihy and Nir Shavit. *The Art of Multiprocessor Programming, Revised Reprint*. 1st. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2012. ISBN: 9780123973375, 9780123977953.

Types of Atomic Registers

Types of Atomic Registers:

- SWSR: Single Writer Single Reader
- SWMR: Single Writer Multi Reader
- MWSR: Multi Writer Single Reader
- MWMR: Multi Writer Multi Reader

Types of Atomic Registers

Types of Atomic Registers:

- SWSR: Single Writer Single Reader
- SWMR: Single Writer Multi Reader
- MWSR: Multi Writer Single Reader
- MWMR: Multi Writer Multi Reader

Construction Hierarchy:

$$\text{SWSR} \Rightarrow \text{SWMR} \Rightarrow \text{MWSR} \Rightarrow \text{MWMR}$$

Atomic Register: SWSR Example




Figure: Concurrent History

Atomic Register: SWSR Example




Figure: Concurrent History




Figure: Sequential History

Fault Types:

Fault Types:

- **Crash Fault:** A fault in which a process abruptly stops working and ceases all operations.
 - The process does not recover or perform any additional actions.

Fault Types:

- **Crash Fault:** A fault in which a process abruptly stops working and ceases all operations.
 - The process does not recover or perform any additional actions.
- **Byzantine Fault:** A fault where a process may exhibit arbitrary behavior,
 - sending conflicting or incorrect information to other processes,
 - due to malicious or unpredictable issues.

- **Cohen & Keidar (2021)** – Byzantine Linearizability definition⁵
- **Mostefaoui et al. (2017)** – SWMR over message passing⁶

⁵Shir Cohen and Idit Keidar. “Tame the Wild with Byzantine Linearizability: Reliable Broadcast, Snapshots, and Asset Transfer”. In: *35th International Symposium on Distributed Computing, DISC 2021*. Ed. by Seth Gilbert. Vol. 209. LIPIcs. 2021.

⁶Achour Mostéfaoui et al. “Atomic Read/Write Memory in Signature-Free Byzantine Asynchronous Message-Passing Systems”. In: *Theory Comput. Syst.* 60.4 (2017). 

- **Hu & Toueg (2022, 2024)** – SWMR from SWSR under Byzantine faults^{7,8}

⁷Xing Hu and Sam Toueg. “On Implementing SWMR Registers from SWSR Registers in Systems with Byzantine Failures”. In: *36th International Symposium on Distributed Computing, DISC 2022, , Augusta, Georgia, USA*. vol. 246. LIPIcs. 2022.

⁸Xing Hu and Sam Toueg. “On implementing SWMR registers from SWSR registers in systems with Byzantine failures”. In: *Distributed Comput.* 37.2 (2024), pp. 145–175. DOI: 10.1007/S00446-024-00465-5.

History:⁹ An execution of a system is modeled by a history, which is a finite sequence of operation (e.g., reads, writes) invocation and response events.

- 1 A history H defines a partial order $\prec_H$ on operations. $op_1 \prec_H op_2$ if the response event of op_1 precedes the invocation event of op_2 in H .
- 2 op_1 is concurrent with op_2 if neither precedes the other.

⁹Maurice Herlihy and Nir Shavit. *The Art of Multiprocessor Programming, Revised Reprint*. 1st. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2012. ISBN: 9780123973375, 9780123977953.

History Example




Figure: Register History Example

In the above History:

- ① $Write1 \prec_H Write2$
- ② $Write1 \prec_H Read2$
- ③ $Write1 \prec_H Read3$
- ④ $Write2 \prec_H Read3$

- ① $Read1 \prec_H Read2$
- ② $Read1 \prec_H Read3$
- ③ $Read2 \prec_H Read3$

Table of Contents

- 1 Research Objective
- 2 Introduction
- 3 Model and Preliminaries**
- 4 The Algorithm
- 5 Conclusion

Linearizability of a Concurrent History

A *linearization* of a concurrent history H of object o is a sequential history H' such that:

- 1 After removing some pending operations from H and completing others by adding matching responses, it contains the same invocations and responses as H' ,
- 2 H' preserves the partial order $\prec_H$, and
- 3 H' satisfies o 's sequential specification.

Byzantine linearization of a concurrent history¹⁰: A history H is Byzantine linearizable if there exists a history H' such that $H'|_{correct} = H|_{correct}$ and H' is linearizable.

- $H|_{correct}$ denote the projection of history H to all correct processes.
- An object supports Byzantine linearizable executions if all of its executions are Byzantine linearizable.

¹⁰Shir Cohen and Idit Keidar. “Tame the Wild with Byzantine Linearizability: Reliable Broadcast, Snapshots, and Asset Transfer”. In: *35th International Symposium on Distributed Computing, DISC 2021*. Ed. by Seth Gilbert. Vol. 209. LIPIcs. 2021. 

Register Linearizability (Simple View)

Definition: In a system with possible Byzantine (malicious) processes, a **Single-Writer Multi-Reader (SWMR)** register is *linearizable* if, when the writer is honest, all non-malicious readers observe behavior consistent with sequential specification.

Key Properties:

- 1 **Reading a Current Value:** A read returns a value v only if:
 - v was written just before or during the read, **or**
 - $v = v_0$ (the initial value) and no writes occurred before.

Register Linearizability (Simple View)

Definition: In a system with possible Byzantine (malicious) processes, a **Single-Writer Multi-Reader (SWMR)** register is *linearizable* if, when the writer is honest, all non-malicious readers observe behavior consistent with sequential specification.

Key Properties:

- ① **Reading a Current Value:** A read returns a value v only if:
 - v was written just before or during the read, **or**
 - $v = v_0$ (the initial value) and no writes occurred before.
- ② **No “New–Old” Inversion:** If one read R happens before another R' , then R' cannot return an **older** value than R .

Register Linearizability

Register Linearizability¹¹: In a system with Byzantine process failures, an implementation of a SWMR register is linearizable if and only if the following holds. If the writer is not malicious, then:

¹¹Xing Hu and Sam Toueg. “On Implementing SWMR Registers from SWSR Registers in Systems with Byzantine Failures”. In: *36th International Symposium on Distributed Computing, DISC 2022, , Augusta, Georgia, USA*. vol. 246. LIPIcs. 2022.

Register Linearizability

Register Linearizability¹¹: In a system with Byzantine process failures, an implementation of a SWMR register is linearizable if and only if the following holds. If the writer is not malicious, then:

- (Reading a “current” value) If a read operation R by a process that is not malicious returns the value v then:
 - there is a write v operation that immediately precedes R or is concurrent with R , or
 - $v = v_0$ (the initial value) and no write operation precedes R .

¹¹Xing Hu and Sam Toueg. “On Implementing SWMR Registers from SWSR Registers in Systems with Byzantine Failures”. In: *36th International Symposium on Distributed Computing, DISC 2022, , Augusta, Georgia, USA*. vol. 246. LIPIcs. 2022.

Register Linearizability

Register Linearizability¹¹: In a system with Byzantine process failures, an implementation of a SWMR register is linearizable if and only if the following holds. If the writer is not malicious, then:

- (Reading a “current” value) If a read operation R by a process that is not malicious returns the value v then:
 - there is a write v operation that immediately precedes R or is concurrent with R , or
 - $v = v_0$ (the initial value) and no write operation precedes R .
- (No “new-old” inversion) If two read operations R and R' by processes that are not malicious return values v_k and $v_{k'}$, respectively, and R precedes R' , then $k \leq k'$.

Here k indicates the timestamp of the written value.

¹¹Xing Hu and Sam Toueg. “On Implementing SWMR Registers from SWSR Registers in Systems with Byzantine Failures”. In: *36th International Symposium on Distributed Computing, DISC 2022, , Augusta, Georgia, USA*. vol. 246. LIPIcs. 2022.

Drawback of Existing Work

- 1 Drawbacks: If the writer is Byzantine, the register is vacuously linearizable no matter what values the correct readers return.
- 2 Contribution: In this work, we give some directions to the correct readers when the writer is Byzantine.

pseudo-correct operation definition¹²

We use the notion of *Pseudo-Correct Write* to give direction for readers.

¹²Ajay D. Kshemkalyani et al. “On Constructing a Byzantine Linearizable SWMR Atomic Register from SWSR Atomic Registers”. In: *Proceedings of the 26th International Conference on Distributed Computing and Networking, ICDCN 2025, Hyderabad, India, January 4-7, 2025*. Ed. by Amos Korman et al. ACM, 2025, pp. 239–243.

Directions for Writers: Pseudo-Correct Write

pseudo-correct operation definition¹²

We use the notion of *Pseudo-Correct Write* to give direction for readers.

A pseudo-correct operation is an operation executed by a process where it results in a value being returned to honest processes, is indistinguishable from the steps of a correct operation.

¹²Ajay D. Kshemkalyani et al. “On Constructing a Byzantine Linearizable SWMR Atomic Register from SWSR Atomic Registers”. In: *Proceedings of the 26th International Conference on Distributed Computing and Networking, ICDCN 2025, Hyderabad, India, January 4-7, 2025*. Ed. by Amos Korman et al. ACM, 2025, pp. 239–243.

Example Pseudo-Correct Write linearizable




Figure: Byzantine Linearizable Register

Example Pseudo-Correct Write linearizable




Figure: Byzantine Linearizable Register

Register Linearizability

Register Linearizability¹³ In a system with Byzantine process failures, an implementation of a SWMR register is linearizable if and only if the following two properties are satisfied in a Byzantine linearization of a concurrent history.

¹³Ajay D. Kshemkalyani et al. “On Constructing a Byzantine Linearizable SWMR Atomic Register from SWSR Atomic Registers”. In: *Proceedings of the 26th International Conference on Distributed Computing and Networking, ICDCN 2025, Hyderabad, India, January 4-7, 2025*. Ed. by Amos Korman et al. ACM, 2025, pp. 239–243.

Register Linearizability

Register Linearizability¹³ In a system with Byzantine process failures, an implementation of a SWMR register is linearizable if and only if the following two properties are satisfied in a Byzantine linearization of a concurrent history.

- ① **Reading a current value:** When a read operation R by a non-Byzantine process returns the value v :
 - ① if $v = v_0$ then no correct or pseudo-correct write operation precedes R
 - ② else if $v \neq v_0$ then v was written by the correct or pseudo-correct write operation that immediately precedes R .
- ② **No “new-old” inversions:** If read operations R and R' by non-Byzantine processes return values v^i and v^j , respectively, and R precedes R' , then $i \leq j$.

¹³Ajay D. Kshemkalyani et al. “On Constructing a Byzantine Linearizable SWMR Atomic Register from SWSR Atomic Registers”. In: *Proceedings of the 26th International Conference on Distributed Computing and Networking, ICDCN 2025, Hyderabad, India, January 4-7, 2025*. Ed. by Amos Korman et al. ACM, 2025, pp. 239–243.

Table of Contents

- 1 Research Objective
- 2 Introduction
- 3 Model and Preliminaries
- 4 The Algorithm**
- 5 Conclusion

pseudo-correct operation

A potential pseudo-correct write operation of value (k, v) is a write operation, timestamped k , that may not follow the write protocol but

- 1 there is quorum of size $\geq n - 2t$ indices i of correct readers such that (k, v) was written to R_init_{wi} , and
- 2 $k > k'$ for all (k', v') already read from these R_init_{wi}

Our Register Setup for the writer Process P_w

Atomic SWSR registers:

- 1 The writer process P_w maintains n SWSR registers for each reader process P_r for initialization of value and the timestamp.




Figure: $R_{init_{wi}}$ Register

- 2 Every reader process P_i maintains 1 SWSR register with the writer P_w for acknowledgement.




Figure: $R_{ack_{wi}}$ Register

Our Register Setup for a Process P_i

Atomic SWSR registers:

- 1 Every reader process P_i maintains 2 SWSR registers with every other reader process P_j for sharing witness and final values.




Figure: $R_witness_{ij}$ Register




Figure: R_final_{ij} Register

Write Protocol

Algorithm 1: Write Protocol

```

1  $W(\langle k, u \rangle)$ :
2 for each process  $i \in P$  do
3    $R_{\text{init}_{wi}} \leftarrow \langle k, u \rangle$ 
4  $d \leftarrow 0$ 
5 while  $d < n - t$  do
6   for each new  $\langle k, u \rangle$  in  $R_{\text{ack}_{iw}}$  among  $R_{\text{ack}}$  registers do
7      $d \leftarrow d + 1$ 


---


return done

```




Figure: R_ack_{wi} Register

Write Protocol

Algorithm 2: Write Protocol

```

1  $\underline{W(\langle k, u \rangle)}$ :
2 for each process  $i \in P$  do
3    $\quad R_{\text{init}_{wi}} \leftarrow \langle k, u \rangle$ 
4  $d \leftarrow 0$ 
5 while  $d < n - t$  do
6   for each new  $\langle k, u \rangle$  in  $R_{\text{ack}_{iw}}$  among  $R_{\text{ack}}$  registers do
7      $\quad d \leftarrow d + 1$ 


---


return done

```




Figure: R_ack_{wi} Register

Reader Helper Thread — Intuition

- Helper Thread run continuously at each **reader process**.
- Help construct a consistent view of the register value.
- Reader Helper Protocol:
 - 1 $R_{init_{wj}}$: Watch for new writes with increasing counter value k in .
 - 2 $R_{witness_{pi}}$: Share and collect *witness* updates from other processes.
 - 3 $T_{witness_i.k}$: Combine *witness* reports $(n - t)$ locally to decide on a value.
 - 4 $R_{final_{pi}}$ Update others with the *final* consistent view for the new write.
 - 5 $R_{ack_{wi}}$: Inform the writer that the latest value is *acknowledged*.

Table of Contents

- 1 Research Objective
- 2 Introduction
- 3 Model and Preliminaries
- 4 The Algorithm
- 5 Conclusion**

Conclusion

- We proposed an algorithm to construct a Byzantine-tolerant SWMR atomic register using SWSR atomic registers.
- The algorithm satisfies the stronger Byzantine register linearizability definition.

- We proposed an algorithm to construct a Byzantine-tolerant SWMR atomic register using SWSR atomic registers.
- The algorithm satisfies the stronger Byzantine register linearizability definition.
- Future Work:
 - We are designing a new solution that eliminates k ((Byzantine) writer assigned timestamp) and utilizes vector time.
 - Is it possible to achieve this without the helper threads?
 - Explore if SWSR registers are practically possible?

Thank you

Contact: *sathya_p@cse.iith.ac.in*

Algorithm 4: Detect New Writer Initialization

```

1 if  $R\_init_{wp} = \langle k, u \rangle$  is newly written
  and  $k > k\_init\_latest$  then
2    $k\_init\_latest \leftarrow k$ 
3   for each  $i \in P$  do
4      $R\_witness_{pi} \leftarrow \langle \langle k, u \rangle, p \rangle_p$ 
  
```

SWSR:
Readers

	R1	R2	R3	...	...	...	...	Rn
R1		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$
R2								
R3	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$
SWSR: Writers								
.								
.	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$
.								
.								
Rn	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$	$\langle \langle k, u \rangle, n \rangle_n$

Figure: $R_witness_{wi}$ Register

Algorithm 5: Update Local Witness Records

```
1 for each  $i \in P$  do
2   if  $R\_witness_{ip} = \langle \langle k, u \rangle, i \rangle_i$  is newly written and  $k > T\_witness_i.k$  then
3      $T\_witness_i \leftarrow \langle \langle k, u \rangle, i \rangle_i$ 
4   else if  $(\langle k, u \rangle.u \neq T\_witness_i.\langle k, u \rangle.u) \vee (k \leq T\_witness_i.k)$  then
5      $\quad$  mark process  $i$  as Byzantine (optional)
6 if  $\exists \geq n - t$  latest elements  $\langle \langle k, u \rangle, q \rangle_q$  in  $T\_witness_q$  then
7    $Witness\_Set \leftarrow \{\text{these } \geq n - t \text{ elements}\}$ 
8   for each  $i \in P$  do
9      $R\_final_{pi} \leftarrow Witness\_Set$ 
10   $R\_ack_{pw} \leftarrow \langle k, u \rangle$ 
```

Read Protocol

Algorithm 6: Detect New Writer Initialization

```

1 if  $\exists \geq n - t$  latest elements
    $\langle \langle k, u \rangle, q \rangle_q$  in  $T\_witness_q$  then
2    $Witness\_Set \leftarrow \{ \text{these} \}$ 
    $\geq n - t$  elements}
3   for each  $i \in P$  do
4      $R\_final_{pi} \leftarrow Witness\_Set$ 
5    $R\_ack_{pw} \leftarrow \langle k, u \rangle$ 

```

		SWSR: Readers						
		R1	R2	R3	.	.	.	Rn
R1		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$
		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$
		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$
R2								
R3		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$
		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$
		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$
SWSR: Writers								
		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$
		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$
		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$
Rn		$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$	$\langle \langle k, u \rangle, 1 \rangle_1$
		$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$	$\langle \langle k, u \rangle, 3 \rangle_3$
		$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$	$\langle \langle k, u \rangle, p \rangle_p$

Figure: R_final_{wi} Register

Read Protocol

Algorithm 7: Aggregate Final Sets from Peers

```

1  $Z \leftarrow \emptyset$ 
2 for each  $i \in P$  do
3    $Z \leftarrow Z \cup \{R\_final_{ip}\}$ 
4  $Y \leftarrow Find\_Latest(Z)$  if  $\langle k, u \rangle$  in  $Y \neq \langle k, u \rangle$  in  $Witness\_Set$  then
5   for each  $i \in P$  do
6      $R\_final_{pi} \leftarrow Y$ 
7    $R\_ack_{pw} \leftarrow \text{common } \langle k, u \rangle \text{ in } Y$ 

```




Figure: $R_{ack_{wi}}$ Register